2

	W	hat is claimed is:		
1	1,⁄	A method comprising:		
2	red	ceiving an indication of bits of incoming data from a first serial bus;		
3	buffering the bits to accommodate a difference between a first rate of the incoming			
4	data and a second rate of outgoing data;			
5	du	during the buffering, detecting whether at least some of the bits indicate a		
6	synchronization field.			
1	2.	The method of claim 1, further comprising:		
2	after the buffering, communicating the bits to a second serial bus to form the outgoin			
3	data.			
1	3.	The method of claim 2, wherein the communicating comprises:		
2	se	lectively enabling a transmitter based on the detection.		
1	4.	The method of claim 3, further comprising:		
2	de	termining whether the indication of the bits indicates valid bit logic levels; and		
3	further basing enablement of the transmitter on the determination.			
1	5.	The method of claim 1, wherein the receiving comprises:		
2	re	ceiving an indication of at least one analog signal from the first serial bus; and		
3	converting the indication of said at least one analog signal into indications of at least			
4	some of the bits.			
1	6.	The method of claim 1, wherein the buffering comprises:		
2	passing the bits through a delay line.			
1	7	The method of claim 1 wherein the detecting comprises:		

comparing at least some of the bits to an indication of a predetermined bit pattern.

2

3

4

5

1

1

2

3

4

5

6

7

1

2

3

4

А	repeater	compri	sing
* *	ropouter	Compi	

a data recovery circuit to receive an indication of bits of incoming data from a first serial bus and buffer the bits to accommodate a difference between a first rate of the incoming data and a second rate of outgoing data; and

a synchronization detection circuit coupled to the data recovery circuit to detect, while the data recovery circuit buffering the bits, whether at least some of the bits indicate a synchronization field.

- 9. The repeater of claim 8, further comprising:
- a transmitter to receive an indication of the bits from the data recovery circuit and use the indication from the data recovery circuit to communicate the bits to a second serial bus to form the outgoing data.
- 10. The repeater of claim 9, wherein the synchronization circuit selectively enables the transmitter based on the detection by the synchronization detection circuit.
  - 11. The repeater of claim 10, further comprising:
- a squelch detection circuit to indicate whether valid bit logic levels are present on the first serial bus,
- wherein the synchronization circuit selectively enables the transmitter further based on the indication from the squelch detection circuit transmitter.
  - 12. The repeater of claim 10, further comprising:
- an analog-to-digital conversion circuit to receive an analog signal from the first serial bus and convert the analog signal into an indication of at least some of the bits.
- 1 13. The repeater of claim 10, wherein the data recovery circuit comprises:
- a delay line to delay the bits by multiple cycles of a clock signal.

1	14.	The repeater of claim 10, wherein the synchronization detection circuit				
2	comprises:					
3	a comparator to compare at least some of the bits to an indication of a predetermined					
4	bit pattern to p	bit pattern to perform the detection.				
1	16~	A system comprising:				
2	a first	serial bus;				
3		a second serial bus; and				
4		a repeater coupled to the first and second serial busses to receive an indication of bits				
5	•	of incoming data from the first serial bus, and concurrently buffer the bits to accommodate a				
6	difference between a first rate of the incoming data and a second rate of outgoing data and					
7	detect whether at least some of the bits indicate a synchronization field.					
1	16.	The system of claim 15, wherein the repeater comprises:				
2	a recei	a receiver to receive an indication of bits of the incoming data from the first serial				
3	bus; and					
4	a trans	smitter to communicate the bits to a second serial bus to form the outgoing data.				
1	17.	The system of claim 16, further comprising:				
2	a sync	hronization circuit to detect the synchronization field and selectively enable the				
3	transmitter in response to the detection.					
1	10	The same description singuity of aloing 16 subgrains the game bronigation detection				
1	18.	The synchronization circuit of claim 16, wherein the synchronization detection				
2	•	circuit comprises:				
3	•	parator to compare at least some of the bits to an indication of a predetermined				
4	bit pattern to	perform the detection.				
1	19.	The system of claim 15, further comprising:				
2	a squelch detection circuit to enable communication to the second serial bus based on					
3	whether valid bit logic levels are present on the first serial bus.					

- 1 20. The system of claim 15, further comprising:
- an analog-to-digital conversion circuit to receive an analog signal from the first serial
- 3 bus and convert the analog signal into an indication of at least some of the bits.